general description the max2114 low-cost, direct-conversion tuner is designed for use in digital direct-broadcast satellite (dbs) television set-top box units. its direct-conversion architecture reduces system cost compared to devices with if-based architectures. the max2114 directly tunes l-band signals to baseband using a broadband i/q downconverter. the operating frequency range spans 925mhz to 2175mhz. the max2114 includes a low-noise amplifier (lna) with gain control, i and q downconverting mixers, lowpass filters with gain and frequency control, a local oscillator (lo) buffer with a 90 quadrature network, and a charge-pump-based phase-locked loop (pll) for fre- quency control. the max2114 has an on-chip lo, requiring only an external varactor-tuned lc tank for operation. the lo? output drives the internal quadra- ture generator and has a buffer amplifier to drive off- chip circuitry. the max2114 comes in a 44-pin qfn package with exposed paddle (ep). applications features complete low-cost solution for dbs direct downconversion high level of integration minimizes component count 1mbaud to 45mbaud operation selectable lo buffer +5v single-supply operation 925mhz to 2175mhz input frequency range on-chip quadrature generator, dual-modulus prescaler (/32, /33) on-chip crystal oscillator amplifier pll phase detector with gain-controlled charge pump input levels: -25dbm to -68dbm per carrier over 50db gain control range noise figure = 10.6db; iip3 = +10.7dbm (at 1550mhz) automatic baseband offset correction max2114 dbs direct downconverter ________________________________________________________________ maxim integrated products 1 19-1814; rev 0; 11/00 functional diagram appears at end of data sheet. ordering information pin configuration 44 qfn-ep* pin-package temp. range 0? to +85? max2114ugh part pllin- pllin+ mod- mod+ iout+ iout- v cc qout+ qout- rfband flclk v cc cflt xtl- xtl+ gnd v cc rfin+ rfin- gnd qdc- qdc+ 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 idc- idc+ lobufsel rfout cpg1 v cc xtlout cpg2 gc1 gc2 insel cp fb gnd v cc tank+ vrlo tank- lodivsel v cc lobuf-/psout- lobuf+/psout+ qfn-ep max2114 top view u.s. dss set-top receivers european dvb-compliant systems cellular base stations wireless local loop broadband systems lmds professional receivers vsat microwave links for price, delivery, and to place orders, please contact maxim distribution at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. * exposed paddle
max2114 dbs direct downconverter 2 _______________________________________________________________________________________ absolute maximum ratings dc electrical characteristics (v cc = +4.75v to +5.25v, v fb = +2.4v, c iout_ = c qout_ = 10pf, f flclk = 2mhz, rfin_ = unconnected, r iout_ = r qout_ = 10k ? , v lobufsel = +0.5v, v r fband = v insel = v cpg1 = v cpg2 = +2.4v, v pllin+ = v mod+ = +1.3v, v pllin- = v mod- = +1.1v, t a = +25?, unless otherwise noted. typical values are at v cc = +5v, unless otherwise noted.) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. v cc to gnd ..............................................................-0.3v to +7v all other pins to gnd................................-0.3v to (v cc + 0.3v) rfin+ to rfin-, tank+ to tank-, idc+ to idc-, qdc+ to qdc- .........................................?v iout_, qout_ to gnd short-circuit duration .......................10s lobuf+/psout+, lobuf-/psout- short-circuit duration..10s vrlo short-circuit duration.....................................................0s continuous current (any pin other than v cc or gnd)........20ma continuous power dissipation (t a = +70?) 44-pin qfn-ep (derate 27mw/? above +70?)............1.8w operating temperature ..........................................0? to +85? junction temperature ......................................................+150? storage temperature range .............................-65? to +150? lead temperature (soldering, 10s) .................................+300? xtlout output dc voltage 1.9 v rfband input current -200 200 ? 1.44 1.8 2.16 ma 0.48 0.6 0.72 v cpg1 2.4v, v cpg2 2.4v v cpg1 2.4v, v cpg2 0.5v 0.24 0.3 0.36 v cpg1 0.5v, v cpg2 2.4v operating supply current i cc 195 275 ma parameter symbol min typ max units input current i in -15 10 ? input voltage low v il 0.5 v input voltage high v ih 2.4 v flclk input voltage high 1.85 v flclk input voltage low 1.45 v flclk input current (note 1) -1 1 ? operating supply voltage v cc 4.75 5.25 v common-mode input voltage v cmi 1.08 1.2 1.32 v input voltage low -100 mv input voltage high 100 mv input current (note 1) -5 5 ? common-mode output voltage v cmo 2.16 2.4 2.64 v output voltage low (note 2) -150 mv output voltage high (note 2) 150 mv prescaler ratio reference divider ratio 88 charge-pump output high measured at fb 0.08 0.1 0.12 conditions referenced to v cmi referenced to v cmi r source = 50k ? , v flclk = 1.65v referenced to v cmo , lobufsel 0.5v referenced to v cmo , lobufsel 0.5v v cpg1 0.5v, v cpg2 0.5v (v mod+ -v mod- ) 200mv, lobufsel 0.5v 32 32 lobufsel 2.4v, lodivsel 0.5v lobufsel 2.4v, lodivsel 2.4v (v mod+ -v mod- ) -200mv, lobufsel 0.5v 22 11 33 33 frequency synthesizer/lo buffer differential digital outputs (lobuf+/psout+, lobuf-/psout-) differential digital inputs (mod+, mod-, pllin+, pllin-) slew-rate-limited digital input (f flclk ) standard digital inputs (insel, cpg1, cpg2, lobufsel, lodivsel, rfband)
max2114 dbs direct downconverter _______________________________________________________________________________________ 3 dc electrical characteristics (continued) (v cc = +4.75v to +5.25v, v fb = +2.4v, c iout_ = c qout_ = 10pf, f flclk = 2mhz, rfin_ = unconnected, r iout_ = r qout_ = 10k ? , v lobufsel = +0.5v, v r fband = v insel = v cpg1 = v cpg2 = +2.4v, v pllin+ = v mod+ = +1.3v, v pllin- = v mod- = +1.1v, t a = +25?, unless otherwise noted. typical values are at v cc = +5v, unless otherwise noted.) ac electrical characteristics (ic driven single-ended with rfin- ac-terminated in 75 ? to gnd, v cc = +4.75v to +5.25v, v iout_ = v qout_ = 0.59vp-p, c iout_ = c qout_ = 10pf, f fclk = 500khz, r iout_ = r qout_ = 10k ? , v lobufsel = 0.5v, v rfband = v insel = v cpg1 = v cpg2 = +2.4v, v pllin+ = v mod+ = +1.3v, v pllin- = v mod- = +1.1v, t a = +25?, unless otherwise noted. typical values are at v cc = +5v.) v cpg1 0.5v, v cpg2 0.5v v cpg1 0.5v, v cpg2 2.4v conditions -0.12 -0.1 -0.08 charge-pump output low measured at fb -0.36 -0.3 -0.24 units min typ max symbol parameter v cpg1 2.4v, v cpg2 0.5v v cpg1 2.4v, v cpg2 2.4v -0.72 -0.6 -0.48 ma -2.16 -1.8 -1.44 v gc_ = 1v to 4v -50 50 i gc_ input current ? charge-pump output current matching positive to negative % measured at fb -5 5 charge-pump output leakage na measured at fb -25 25 offset voltage (note 1) mv differential output voltage swing vp-p r l = 2k ? differential 1 common-mode output voltage (note 1) v 0.65 0.85 -50 50 charge-pump output current drive (note 1) ? measured at cp 100 analog control inputs (gc1, gc2) baseband outputs (iout+, iout-, qout+, qout-) p rfin_ = -25dbm 44.8 p rfin_ = -65dbm f lo = 950mhz f lo = 1550mhz f lo = 2175mhz -26 -29 -30 p rfin_ = -65dbm per tone f lo = 950mhz f lo = 1550mhz f lo = 2175mhz v gc1 = v gc2 = +1v (max gain) v gc1 = v gc2 = +4v (min gain) 2 p rfin_ = -40dbm, signals within filter bandwidth dbv output-referred 1db compression point (note 5) p1 dbout 16.1 p rfin_ = -25dbm per tone, f lo = 951mhz dbm rfin_ input second-order intercept (note 4) ip2 rfin_ 10.7 8.0 11.1 p rfin_ = -25dbm per tone dbm rfin_ input third-order intercept point (note 3) ip3 rfin_ -68 single carrier -25 dbm rfin_ input power for 0.59vp-p baseband levels 925 2175 inferred by quadrature gain and phase-error test parameter symbol min typ max units 10.6 f rfin _ = 1550mhz, v gc1 = 1v, v gc2 adjusted 0.59vp-p baseband level db noise figure nf conditions mhz rfin_ input frequency range f rfin_
max2114 dbs direct downconverter 4 _______________________________________________________________________________________ ac electrical characteristics (continued) (r fin + ic driven single-ended with rfin- ac-terminated in 75 ? to gnd, v cc = +4.75v to +5.25v, v iout_ = v qout_ = 0.59vp-p, c iout_ = c qout_ = 10pf, f fclk = 500khz, r iout_ = r qout_ = 10k ? , v lobufsel = 0.5v, v rfband = v insel = v cpg1 = v cpg2 = +2.4v, v pllin+ = v mod+ = +1.3v, v pllin- = v mod- = +1.1v, t a = +25?, unless otherwise noted. typical values are at v cc = +5v.) rfout port (loopthrough) dbm lo leakage power (notes 6, 9) measured at r fin + -66 db lo half harmonic rejection (note 8) average level of v iout_ , v qout_ average level of v iout_ , v qout_ db 45 lo 2nd harmonic rejection (note 7) 43 f rfin_ = 925mhz, z source = 75 ? +13 conditions units min typ max symbol parameter f = 1550mhz f = 2175mhz f = 1550mhz 10.6 f = 2175mhz 10.8 rfout return loss (notes 6, 10) db 925mhz < f < 2175mhz, z load = 75 ? 12 lpf -3db cutoff-frequency range (note 1) mhz controlled by flclk signal 833 -5.5 5.5 -10 10 lpf -3db cutoff-frequency accuracy (note 1) % 10 10 db r fin + return loss (note 6) ratio of in-filter-band to out-of-filter- band noise db 1.2 f in_band = 100hz to 22.5mhz, f out_band = 67.5mhz to 112.5mhz 23 baseband highpass -3db frequency (note 1) hz c idc_ = c qdc_ = 0.22? 750 baseband frequency response (note 1) db deviation from ideal 7th order, butterworth, up to 0.7 f c -0.5 0.5 f flclk = 0.5mhz, f c = 8mhz f flclk = 1.25mhz, f c = 19.3mhz f flclk = 2.0625mhz, f c = 31.4mhz includes effects from baseband filters, measured at 125khz baseband quadrature gain error db 4 includes effects from baseband filters, measured at 125khz baseband quadrature phase error degrees rfin+ to rfout gain (note 10) db f = 925mhz 0.5 f = 2175mhz 2.0 f = 1550mhz 1.0 rfout output third-order intercept point (note 10) dbm f = 925mhz 9.5 7.7 5.4 rfout noise figure (note 10) db f = 925mhz 12 f rfin_ = 2175mhz, z source = 75 ? +14 rfout port (loopthrough) output real impedance (notes 1) ? iout_, qout_ 50
max2114 dbs direct downconverter _______________________________________________________________________________________ 5 note 1: minimum and maximum values are guaranteed by design and characterization over supply voltage. note 2 driving differential load of 10k ? || 15pf. note 3: two signals are applied to rfin_ at (f lo - 100mhz) and (f lo - 199mhz). v gc2 = 1v, v gc1 is set so that the baseband out- puts are at 590mvp-p. im products are measured at baseband outputs but are referred to rf inputs. note 4: two signals are applied to rfin_ at 1200mhz and 2150mhz. v gc2 = 1v, v gc1 is set so that the baseband outputs are at 590mvp-p. im products are measured at baseband outputs but are referred to rf inputs. note 5: p rfin_ = -40dbm so that front-end im contributions are minimized. note 6: using l64733/l64734 demo board from lsi logic. note 7: downconverted level, in dbc, of carrier present at f lo 2, f lo = 1180mhz, f vco = 590mhz, v rfband = unconnected. note 8: downconverted level, in dbc, of carrier present at f o / 2, f lo = 2175mhz, f vco = 1087.5mhz, v rfband = 2.4v. note 9: leakage is dominated by board parasitics. note 10: v cpg1 = v cpg2 = v rfband = v insel = 0.5v, f flclk = 0.5mhz. note 11: guaranteed by design and characterization over supply and temperature. note 12: measured at tuned frequency with pll locked. pll loop bandwidth = 3khz. all phase noise measurements assume tank components have a q > 50. ac electrical characteristics (continued) (ic driven single-ended with rfin- ac-terminated in 75 ? to gnd, v cc = +4.75v to +5.25v, v iout_ = v qout_ = 0.59vp-p, c iout_ = c qout_ = 10pf, f fclk = 500khz, r iout_ = r qout_ = 10k ? , v lobufsel = 0.5v, v rfband = v insel = v cpg1 = v cpg2 = +2.4v, v pllin+ = v mod+ = +1.3v, v pllin- = v mod- = +1.1v, t a = +25?, unless otherwise noted. typical values are at v cc = +5v.) local oscillator synthesizer -96 parameter symbol min typ max units at 100khz offset, f lo = 2175mhz dbc/hz lo phase noise (notes 6, 12) -75 at 10khz offset, f lo = 2175mhz 58 0 figure 1 f rfin = 2175mhz db rfin+ to lo input isolation (note 9) -60 590 1180 mhz lo tuning range (note 11) ns 4 7.26 mhz crystal frequency range (note 1) 0.8 1 1.5 load = 10pf || 10k ? , f xtlout = 4mhz vp-p xtlout output voltage swing at 1khz offset, f lo = 2175mhz mod+, mod- hold time (note 1) t hm 7 figure 1 conditions ns mod+, mod- setup time (note 1) t sum 70 v lobufsel 2.4v, f lo = 925 mhz + 2175mhz mv rms lo buffer output voltage (note 1) synthesizer local oscillator
max2114 dbs direct downconverter 6 _______________________________________________________________________________________ pin description pecl modulus control. a pecl high on mod+ sets the dual-modulus prescaler to divide by 32. a pecl logic low sets the divide ratio to 33. drive with a differential pecl signal in conjunction with mod- (pin 31). mod+ 30 local oscillator buffer select. connect to gnd to select div32/33 prescaler output; connect v cc to div1 to select div2 lo buffer output. lobufsel 14 v cc power-supply input. connect each pin to a +5v ?% low-noise supply. bypass each v cc pin to the nearest gnd with a ceramic chip capacitor. v cc 1, 6, 17, 27, 36, 41 baseband in-phase output. connect to noninverting input of high-speed adc. iout+ 29 baseband in-phase output. connect to inverting input of high-speed adc. iout- 28 baseband quadrature output. connect to noninverting input of high-speed adc. qout+ 26 baseband quadrature output. connect to inverting input of high-speed adc. qout- 25 rf input band select input. drive high to enable 1680mhz to 2175mhz band. leave unconnected to enable 1180mhz to 1680mhz band. connect to gnd to enable 925mhz to 1180mhz band. rfband 24 baseband filter cutoff adjust. connect to a slew-rate-limited clock source. see ac electrical characteristics for transfer function. flclk 23 loopthrough mode enable. high-impedance digital input. drive low to enable the rfout buffer and disable the lo converters. drive high for normal tuner operation. insel 22 gain control input for baseband signals. high-impedance analog input, with an input range of +1v to +4v. see ac electrical characteristics for transfer function. gc2 21 gain control input for rf front end. high-impedance analog input, with an input range of +1v to +4v. see ac electrical characteristics for transfer function. gc1 20 charge-pump gain select. high-impedance digital input. sets the charge-pump output scaling. see dc electrical characteristics for available gain settings. cpg2 19 buffered crystal oscillator output xtlout 18 charge-pump gain select. high-impedance digital input. sets the charge-pump output scaling. see dc electrical characteristics for available gain settings. cpg1 16 buffered rf output. enabled when insel is low. rfout 15 baseband offset correction. connect a 0.22? ceramic chip capacitor from idc+ to idc- (pin 12). idc+ 13 baseband offset correction. connect a 0.22? ceramic chip capacitor from idc- to idc+ (pin 13). idc- 12 baseband offset correction. connect a 0.22? ceramic chip capacitor from qdc+ to qdc- (pin 10). qdc+ 11 baseband offset correction. connect a 0.22? ceramic chip capacitor from qdc- to qdc+ (pin 11). qdc- 10 rf noninverting input. connect to 75 ? source with a 47pf ceramic chip capacitor. rfin+ 8 rf inverting input. bypass rfin- with 47pf capacitor in series with a 75 ? resistor to gnd. rfin- 7 ground. connect each of these pins to a solid ground plane. use multiple vias to reduce inductance where possible. gnd 5, 9, 42 noninverting input to crystal oscillator. consult crystal manufacturer for circuit loading requirements. xtl+ 4 inverting input to crystal oscillator. consult crystal manufacturer for circuit loading requirements. xtl- 3 external bypass for internal bias. bypass this pin with a 0.22 f ceramic chip capacitor to gnd. cflt 2 pin function name
max2114 dbs direct downconverter _______________________________________________________________________________________ 7 pin description (continued) 50% mod+, mod- psout+ psout- 50% 50% 50% t sum t hm figure 1. modulus control timing diagram voltage drive output. control of external charge-pump transistor. cp 44 feedback input for loop filter fb 43 lo tank oscillator input. connect to an external lc tank with varactor tuning. tank+ 40 lo internal regulator. bypass with a 1000pf ceramic chip capacitor to gnd. vrlo 39 lobufsel = gnd: pecl prescaler output. differential output of the dual-modulus prescaler. used in conjunction with psout+. requires pecl-compatible termination. lobufsel = v cc : 50 ? lo buffer inverting output. lobuf-/ psout- 35 lo tank oscillator input. connect to an external lc tank with varactor tuning. tank- 38 pecl phase-locked loop input. drive with a differential pecl signal in conjunction with pllin+ (pin 32). pllin- 33 lobufsel = gnd: pecl prescaler output. differential output of the dual-modulus prescaler. used in conjunction with psout-. requires pecl-compatible termination. lobufsel = v cc : 50 ? lo buffer noninverting output. lobuf+/ psout+ 34 pecl phase-locked loop input. drive with a differential pecl signal in conjunction with pllin- (pin 33). pllin+ 32 pecl modulus control. a pecl low on mod- sets the dual-modulus prescaler to divide by 32. a pecl logic high sets the divide ratio to 33. drive with a differential pecl signal in conjunction with mod+ (pin 30). mod- 31 pin function name lo buffer divider ratio input. drive high to enable divide-by-one lo buffer output. connect to gnd to enable divide-by-two buffer output. lodivsel 37
max2114 dbs direct downconverter functional diagram cp cpg1 cpg2 pllin+ pllin- xtl+ xtl- fb xtlout lobuf+/psout+ lobufsel lobuf-/psout- iout+ iout- qout+ qout- rfout rfband lodivsel tank+ mod- mod+ tank- v cc vrlo cflt gnd rfin+ rfin- gc1 gc2 flclk insel idc+ idc- qdc+ qdc- max2114 baseband offset correction charge pump /8 x2 90 voltage regulator /132,33 1, 2 package information for the latest package outline information, go to www.maxim-ic.com/packages . maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 8 _____________________maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 2001 maxim integrated products printed usa is a registered trademark of maxim integrated products.
english ? ???? ? ??? ? ??? what's new products solutions design appnotes support buy company members max2114 part number table notes: see the max2114 quickview data sheet for further information on this product family or download the max2114 full data sheet (pdf, 120kb). 1. other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales . 2. didn't find what you need? ask our applications engineers. expert assistance in finding parts, usually within one business day. 3. part number suffixes: t or t&r = tape and reel; + = rohs/lead-free; # = rohs/lead-exempt. more: see full data sheet or part naming conventions . 4. * some packages have variations, listed on the drawing. "pkgcode/variation" tells which variation the product uses. 5. part number free sample buy direct package: type pins size drawing code/var * temp rohs/lead-free? materials analysis MAX2114UGH-TD 0c to +85c rohs/lead-free: no max2114ugh-d qfn;44 pin;7x7x0.9mm dwg: 21-0092h (pdf) use pkgcode/variation: g4477-1 * 0c to +85c rohs/lead-free: no materials analysis didn't find what you need?
contact us: send us an email copyright 2007 by maxim integrated products, dallas semiconductor ? legal notices ? privacy policy
|
